

Low Cost, General Purpose High Speed JFET Amplifier

AD825

FEATURES

High Speed

41 MHz, -3 dB Bandwidth

125 V/µs Slew Rate

80 ns Settling Time

Input Bias Current of 20 pA and Noise Current of

10 fA/√Hz

Input Voltage Noise of 12 nV/√Hz

Fully Specified Power Supplies: ±5 V to ±15 V

Low Distortion: -76 dB at 1 MHz

High Output Drive Capability

Drives Unlimited Capacitance Load

50 mA Min Output Current

No Phase Reversal When Input Is at Rail

Available in 8-Lead SOIC

APPLICATIONS

CCD

Low Distortion Filters

Mixed Gain Stages

Audio Amplifier

Photo Detector Interface

ADC Input Buffer

DAC Output Buffer


PRODUCT DESCRIPTION

The AD825 is a superbly optimized operational amplifier for high speed, low cost and dc parameters, making it ideally suited for a broad range of signal conditioning and data acquisition applications. The ac performance, gain, bandwidth, slew rate and drive capability are all very stable over temperature. The AD825 also maintains stable gain under varying load conditions.

The unique input stage has ultralow input bias current and ultralow input current noise. Signals that go to either rail on this high performance input do not cause phase reversals at the output. These features make the AD825 a good choice as a buffer for MUX outputs, creating minimal offset and gain errors.

The AD825 is fully specified for operation with dual ± 5 V and ± 15 V supplies. This power supply flexibility, and the low supply current of 6.5 mA with excellent ac characteristics under all supply conditions, makes the AD825 well suited for many demanding applications.

CONNECTION DIAGRAM 8-Lead Plastic SOIC (R) Package






Figure 1. Performance with Rail-to-Rail Input Signals

$AD825 - SPECIFICATIONS \ (@\ T_A = +25^{\circ}C,\ V_S = \pm 15\ V \ unless \ otherwise \ noted)$

Parameter	Conditions	V _s	Min	AD825A Typ	Max	Units
DYNAMIC PERFORMANCE						
Unity Gain Bandwidth		±15 V	23	26		MHz
Bandwidth for 0.1 dB Flatness	Gain = +1	±15 V	18	21		MHz
-3 dB Bandwidth	Gain = +1	±15 V	44	46		MHz
Slew Rate	$R_{LOAD} = 1 \text{ k}\Omega, G = 1$	±15 V	125	140		V/µs
Settling Time to 0.1%	$0 \text{ V} - 10 \text{ V Step}, A_{\text{V}} = -1$	±15 V		150	180	ns
to 0.01%	$0 \text{ V} - 10 \text{ V Step}, A_{V} = -1$	±15 V		180	220	ns
Total Harmonic Distortion	$F_C = 1 \text{ MHz}, G = -1$	±15 V		-77		dB
Differential Gain Error	NTSC	±15 V		1.3		%
$(R_{LOAD} = 150 \Omega)$	Gain = +2					
Differential Phase Error	NTSC	±15 V		2.1		Degrees
$(R_{LOAD} = 150 \Omega)$	Gain = +2					
INPUT OFFSET VOLTAGE		±15 V		1	2	mV
	T_{MIN} to T_{MAX}			_	5	mV
Offset Drift	- WIN 33 - WAX			10		μV/°C
INPUT BIAS CURRENT		±15 V		15	40	pA
IN OT BIND CONNEINT	T_{MIN}	_ 10 V	5	10	10	pA pA
	T_{MAX}^{MIN}		3		700	pA pA
INDUE OFFICE CURRENT	- IVIAA	115 37		00		_
INPUT OFFSET CURRENT	T	±15 V	_	20	30	pΑ
	T_{MIN}		5		440	pA
	T _{MAX}				440	pA
OPEN LOOP GAIN	$V_{OUT} = \pm 10 \text{ V}$	±15 V				
	$R_{LOAD} = 1 k\Omega$		70	76		dB
	$V_{OUT} = \pm 7.5 \text{ V}$	±15 V				
	$R_{LOAD} = 1 \text{ k}\Omega$		70	76		dB
	$V_{OUT} = \pm 7.5 \text{ V}$	±15 V				_
	$R_{LOAD} = 150 \Omega$		72	74		dB
	(50 mA Output)					
COMMON-MODE REJECTION	$V_{\rm CM} = \pm 10 \text{ V}$	±15 V	71	80		dB
INPUT VOLTAGE NOISE	f = 10 kHz	±15 V		12		nV/√Hz
INPUT CURRENT NOISE	f = 10 kHz	±15 V		10		fA/√Hz
INPUT COMMON-MODE						
VOLTAGE RANGE		±15 V		± 13.5		V
OUTPUT VOLTAGE SWING	$R_{LOAD} = 1 \text{ k}\Omega$	±15 V	13	±13.3		V
OCTIOT VOLIMAL SWING	$R_{LOAD} = 1 \text{ K}_{22}$ $R_{LOAD} = 500 \Omega$	±15 V	12.9	± 13.2		V
Output Current	ICLOAD = 000 22	±15 V	50	≟10.≈		mA
Short-Circuit Current		±15 V	30	100		mA
INPUT RESISTANCE				5×10^{1}	1	Ω
INPUT CAPACITANCE				6		
						pF
OUTPUT RESISTANCE	Open Loop			8		Ω
POWER SUPPLY						_
Quiescent Current		±15 V		6.5	7.2	mA
	T_{MIN} to T_{MAX}	±15 V			7.5	mA

NOTES

All limits are determined to be at least four standard deviations away from mean value.

Specifications subject to change without notice.

Parameter	Conditions	V	Min	AD825A	Mov	Units
-	Conditions	V _S	IVIIII	Тур	Max	Units
DYNAMIC PERFORMANCE Unity Gain Bandwidth Bandwidth for 0.1 dB Flatness -3 dB Bandwidth	Gain = +1 Gain = +1	±5 V ±5 V ±5 V	18 8 34	21 10 37		MHz MHz MHz
Slew Rate Settling Time to 0.1% to 0.01% Total Harmonic Distortion	$R_{LOAD} = 1 \text{ k}\Omega, G = -1$ $-2.5 \text{ V to } +2.5 \text{ V}$ $-2.5 \text{ V to } +2.5 \text{ V}$ $F_C = 1 \text{ MHz}, G = -1$	±5 V ±5 V ±5 V ±5 V	115	130 75 90 –76	90 110	V/µs ns ns dB
Differential Gain Error $(R_{LOAD} = 150 \Omega)$ Differential Phase Error	NTSC Gain = +2 NTSC	±5 V ±5 V		1.2 1.4		% Degrees
$(R_{LOAD} = 150 \Omega)$ INPUT OFFSET VOLTAGE Offset Drift	$Gain = +2$ $T_{MIN} \text{ to } T_{MAX}$	±5 V		1 10	2 5	mV mV μV/°C
INPUT BIAS CURRENT	${ m T_{MIN} \atop T_{MAX}}$	±5 V	5	10	30 600	pA pA pA
INPUT OFFSET CURRENT Offset Current Drift	${ m T_{MIN}} { m T_{MAX}}$	±5 V	5	15	25 280	pA pA pA
OPEN LOOP GAIN	$V_{OUT} = \pm 2.5 \text{ V}$ $R_{LOAD} = 500 \Omega$ $R_{LOAD} = 150 \Omega$	±5 V	64 64	66 66	200	dB dB
COMMON-MODE REJECTION	$V_{CM} = \pm 2 \text{ V}$	±5 V	69	80		dB
INPUT VOLTAGE NOISE	f = 10 kHz	±5 V		12		nV/√ Hz
INPUT CURRENT NOISE	f = 10 kHz	±5 V		10		fA/√ Hz
INPUT COMMON-MODE VOLTAGE RANGE		±5 V		±3.5		V
OUTPUT VOLTAGE SWING Output Current Short-Circuit Current	$\begin{aligned} R_{LOAD} &= 500~\Omega \\ R_{LOAD} &= 150~\Omega \end{aligned}$	±5 V ±5 V ±5 V	3.2 3.1 50	±3.4 ±3.2		V V mA mA
INPUT RESISTANCE				5 × 10 ¹¹	1	Ω
INPUT CAPACITANCE				6		pF
OUTPUT RESISTANCE	Open Loop			8		Ω
POWER SUPPLY Quiescent Current	$T_{ m MIN}$ to $T_{ m MAX}$	±5 V ±5 V		6.2	6.8 7.5	mA mA
POWER SUPPLY REJECTION	$V_S = \pm 5 \text{ V to } \pm 15 \text{ V}$		76	88		dB

NOTES

All limits are determined to be at least four standard deviations away from mean value.

REV. 0 -3-


Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS1

Supply Voltage
Internal Power Dissipation ²
Small Outline (R) See Derating Curves
Input Voltage (Common Mode)±V _S
Differential Input Voltage±V _S
Output Short Circuit Duration See Derating Curves
Storage Temperature Range R65°C to +125°C
Operating Temperature Range40°C to +85°C
Lead Temperature Range (Soldering 10 sec) +300°C

NOTES

PIN CONFIGURATION






Figure 2. Maximum Power Dissipation vs. Temperature

ORDERING GUIDE

Model	Temperature	Package	Package	
	Range	Description	Option	
AD825AR	-40°C to +85°C	8-Lead Plastic SOIC	R-8	
AD825AR-REEL	-40°C to +85°C	SOIC On REEL		
AD825AR-REEL7	-40°C to +85°C	SOIC On 7" REEL		

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD825 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. 0

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Specification is for device in free air: 8-lead SOIC package: $\theta_{JA} = 160$ °C/watt.

Typical Characteristics—AD825




Figure 3. Output Voltage Swing vs. Supply




Figure 4. Output Voltage Swing vs. Load Resistance




Figure 5. Quiescent Supply Current vs. Supply Voltage for Various Temperatures




Figure 6. Closed-Loop Output Impedance vs. Frequency




Figure 7. Unity Gain Bandwidth and Phase Margin vs. Temperature




Figure 8. Open-Loop Gain and Phase Margin vs. Frequency

REV. 0 -5-




Figure 9. Open-Loop Gain vs. Load Resistance




Figure 10. Power Supply Rejection vs. Frequency




Figure 11. Common-Mode Rejection vs. Frequency




Figure 12. Large Signal Frequency Response; G = +2




Figure 13. Output Swing and Error vs. Settling Time




Figure 14. Harmonic Distortion vs. Frequency

-6- REV. 0




Figure 15. Slew Rate vs. Temperature




Figure 16. Closed-Loop Gain vs. Frequency, Gain = +1




Figure 17. Closed-Loop Gain vs. Frequency, Gain = -1




Figure 18. Noninverting Amplifier Connection




Figure 19. Noninverting Large Signal Pulse Response, R_L = 1 $k\Omega$




Figure 20. Noninverting Small Signal Pulse Response, R_L = 1 $k\Omega$

REV. 0 -7-




Figure 21. Noninverting Large Signal Pulse Response, R_L = 150 Ω




Figure 22. Noninverting Small Signal Pulse Response, R_L = 150 Ω




Figure 23. Inverting Amplifier Connection




Figure 24. Inverting Large Signal Pulse Response, R_L = 1 $k\Omega$




Figure 25. Inverting Small Signal Pulse Response, $R_L = 1 \text{ k}\Omega$

-8- REV. 0




Figure 26a. Inverting Amplifier Driving a Capacitive Load




Figure 26b. Inverting Amplifier Pulse Response While Driving a 400 pF Capacitive Loads




Figure 27. Simplified Schematic

DRIVING CAPACITIVE LOADS

The internal compensation of the AD825, together with its high output current drive, permits excellent large signal performance while driving extremely high capacitive loads.

THEORY OF OPERATION

The AD825 is a low cost, wide band, high performance FET input operational amplifier. With its unique input stage design, the AD825 assures no phase reversal even for inputs that exceed the power supply voltages, and its output stage is designed to drive heavy capacitive or resistive load with small changes relative to no load condition.

The AD825 (Figure 27) consists of common-drain common-base FET input stage driving a cascoded, common base matched NPN gain stage. The output buffer stage uses emitter followers in a class AB amplifier that can deliver large current to the load while maintaining low levels of distortion.

The capacitor, C_F , in the output stage, enables the AD825 to drive heavy capacitive load. For light load, the gain of the output buffer is close to unity, C_F is bootstrapped and not much happens. As the capacitive load is increased, the gain of the output buffer is decreased and the bandwidth of the amplifier is reduced through a portion of C_F adding to the dominant pole. As the capacitive load is further increased, the amplifier's bandwidth continues to drop, maintaining the stability of the AD825.

Input Consideration

The AD825 with its unique input stage assures no phase reversal for signals as large or even larger than the supply voltages. Also, layout considerations of the input transistors assure functionality even with a large differential signal.

The need for a low noise input stage calls for a larger FET transistor. One should consider the additional capacitance that is added to assure stability. When filters are designed with the AD825, one needs to consider the input capacitance (5 pF–6 pF) of the AD825 as part of the passive network.

Grounding and Bypassing

The AD825 is a low input bias current FET amplifier. Its high frequency response makes it useful in applications such as photo diode interfaces, filters and audio circuits. When designing high frequency circuits, some special precautions are in order. Circuits must be built with short interconnects, and resistances should have low inductive paths to ground. Power supply leads should be bypassed to common as close as possible to the amplifier pins. Ceramic capacitors of $0.1~\mu F$ are recommended.

REV. 0 -9-

Second Order Low-Pass Filter

A second order Butterworth low-pass filter can be implemented using the AD825 as shown in Figure 28. The extremely low bias currents of the AD825 allow the use of large resistor values, and consequently small capacitor values, without concern for developing large offset errors. Low current noise is another factor in permitting the use of large resistors without having to worry about the resultant voltage noise.

With the values shown, the corner frequency will be 1 MHz. The equations for component selection are shown below. Note that the noninverting input (and the inverting input) has an input capacitance of 6 pF. As a result, the calculated value of C1 (12 pF) is reduced to 6 pF.

$$C1 = \frac{1.414}{2\pi f_{CUTOFF}R1}$$

$$C2 (farads) = \frac{0.707}{2\pi f_{CUTOFF}R1}$$

 $R1 = R2 = user \ selected \ (typically 10 \ k\Omega \ to 100 \ k\Omega)$

A plot of the filter frequency response is shown in Figure 29; better than 40 dB of high frequency rejection is provided.




Figure 28. Second Order Butterworth Low-Pass Filter





Figure 29. Frequency Response of Second Order Butterworth Filter

-10- REV. 0

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Lead Plastic SOIC (R-8)



REV. 0 -11-