NOTICE OF REVISION (NOR)

(See MIL-STD-480 for instructions)

This revision described below has been authorized for the document listed.

DATE (YYMMOD)

91/11/18

Form Approved OMB No. 0704-0188

Public reporting burden for this collection is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Information and Regulatory Affairs, Office of Management and Budget, Washington, DC 20503.

1.	ORIGINATOR NAME AND ADDRESS	2. CAGE CODE	3. NOR NO.		
	Defense Electronics Supply Center	67268	5962-R057-92		
	Dayton, Ohio 45444-5277	4. CAGE CODE	5. DOCUMENT NO.		
		67268	5962-89697		
6.	TITLE OF DOCUMENT Microcircuit, Linear, 16-Bit, Voltage Output DAC, Monolithic Silicon.	7. REVISION LETTER			
	Monotiture sitteon.	(Current)	(New) A		
		8. ECP NO.			
<u></u>		5962-89697 ECP-01			

9. CONFIGURATION ITEM (OR SYSTEM) TO WHICH ECP APPLIES

10. DESCRIPTION OF REVISION

Sheet 1: Revisions ltr column; add "A"

Revisions description column; add "Changes in accordance with

NOR 5962-R057-92".

Revisions date column; add "91-11-18".

Sheet 4: Table I; Resolution, RES, change minimum limit from -16 BITS to 16 BITS and delete maximum limit of +16 BITS. V_{REF+} range, V_{REF+}, add footnote "11/" in test column. V_{REF-} range, V_{REF-}, add footnote "11/" in test column.

Sheet 5: Table I; Output voltage swing, V_{SWING}, add footnote "11/" in test column. Input voltage high level, V_{IH}, change Group A subgroups from "1, 2, 3" to "7, 8". Input voltage low level, V_{IL}, change Group A subgroups from "1, 2, 3" to "7, 8".

Sheet 7: Table I; Add footnote "11/ If not tested, guaranteed to the limits specified in table I herein."

Sheet 15: Table II; Final electrical test parameters, add subgroups "7, 8".

11. THIS SECTION FOR GOVERNMENT USE	CHLY		
a. CHECK ONE [X]EXISTING DOCUMENT SUPPLEMENTED BY THIS NOR MAY BE USED IN MANUFACTURE.	[] REVISED DOCUMENT MUST BE RECEIVED BEFORE MANUFACTURER MAY INCORPORATE THIS CHANGE.	[] CUSTODIAN OF MASTER DOCUMENT SHALL MAKE ABOVE REVISION AND FURNISH REVISED DOCUMENT TO:	
b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT	SIGNATURE AND TITLE	DATE (YYMMDD)	
DESC-ECS	BRANCH CHIEF	91/11/18	
12. ACTIVITY ACCOMPLISHING REVISION	REVISION COMPLETED (Signature)	DATE (YYMMDD)	
DESC-ECS	Sandra Rooney	91/11/18	

										R	EVI	SION	VS												
LTR							DES	SCRI	PTIO	N								DA	TE (Y	R-MC	-DA)		APPI	ROVE	D
•																						•			
REV									Π					Π	Π				Π	П	Π			Π	
SHEET																									
REV	4			_		_	<u> </u>	_	┞		ļ.,			L	L										
SHEET	T^{I}	RE		L	-	_	-	-	┢	-	-	-	-	\vdash	_	<u> </u>	ļ	<u> </u>	L	_	_	_	igspace	<u> </u>	
REV STATUS OF SHEETS	H		EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	_		\vdash	H
PMIC N/A						PARE	D BY	,				٦	Ť	1.0		L <u>-</u>	113	117	1.5	10	<u> </u>	<u> </u>	<u> </u>	L	
CTANDAE				7		wh	D BY	<i>C</i> .	04	lin	<u> </u>		4		DEF	ENS	E ELI DA	ECTR	ONIC N, OH	CS S IIO 4	UPPL 5444	Y CE	NTE	R	
STANDAF MILITA			ט		U	Las	اور	3,	, B	041	ne		-					·	******		·				
MILITARY DRAWING				Ī	Charles E. Besone				1	MICROCIRCUIT, L OUTPUT DAC, MON			AOTI.	AR, THIC	SI	BIT,	VOI N	_TAG	E.	***************************************					
THIS DRAWING					4	_2	G APF	4	AL	Z	***	2	<u> </u>							·	شينينه				
FOR USE BY ALL AND AGENC!	ES O	F THI	E	s [APR							SIZE				CODE 268			59	62	-8	969	97
DEPARTMENT	ום ⊦נ	EFEN	ISE.	ſ	REV	ISION	LEV	EL					SUCET 1 OF					\dashv							
AMSC N/A						·				-		····	L		יחכו	- !		1	·	U.F		17			

DESC FORM 193 SEP 87

1. SCOPE			, , , , , , , , , , , , , , , , , , , ,	,						
1.1 Scope. This drawing describes devwith 1.2.1 of MIL-STD-883, "Provisions fo non-JAN devices".	ice requir r the use	ements for cla of MIL-STD-883	iss Bi	microcircu onjunction	its in accordance with compliant					
1.2 Part number. The complete part nu	mber shall	be as shown i	n the	following	example:					
5962-89697 01		X		X 	per					
1.2.1 Device type. The device type sh	all identi	fy the circuit	funct	tion as fol	lows:					
Device type Generic	number		Cir	cuit funct	tion					
01 AD78	46	L ² CM	OS 16-	bit voltag	ge output DAC					
1.2.2 Case outlines. The case outline and as follows:	s shall be	as designated	in a	opendix C o	of MIL-M-38510,					
Outline letter		Case outline								
X D-10 (28-lead, 3 C-4 (28-termina	1.490" x .6	510" x .232"), c .460" x .100	dual- "), le	in-line pa eadless chi	ckage p carrier package					
1.3 Absolute maximum ratings.				•						
Positive supply voltage to DGND (VP Positive logic supply voltage to DGND (VP Positive logic supply voltage to DGND (VV PEF+ to DGND	GRD (V _{CC})		-0.3 +0.3 +25 +25 +25 +25 -0.3 -0.3 -65° +300	Y dc to - Y dc Y dc 1/ Y dc 1/ Y dc to Y Y dc to Y C to +150° C to +20 MIL-M-3851	7.0 V dc					
1.4 Recommended operating conditions.										
Negative supply voltage (V_{SS}) Positive supply voltage (V_{DD}) Positive logic supply voltage (V_{CC}) Ambient operating temperature range			+14. +4.7	25 Y dc to	-15.75 V dc +15.75 V dc +5.25 V dc C					
V _{OUT} may be shorted to DGND, V _{DD} , V _{SS} , V _{CC} provided that the power dissipation of the package is not exceed. 2/ Derates above T _A = +75°C at 10 mW/°C.										
STANDARDIZED	SIZE				-					
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	A	REVISION	LEVEL		962-89697 SHEET 2					

2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103

- List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.3 Output voltage ranges. The output voltage ranges shall be as specified on figure 3.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.
- 3.2.5 Switching characteristics. The switching characteristics shall be as specified on figure 5.
 - 3.2.6 Load circuits. The load circuits shall be as specified on figure 6.
 - 3.2.7 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

STANDARDIZED MILITARY DRAWING	SIZE A	Λ Ι		5962-89697		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	•	SHEET	3

	TABLE	I. Elec	trical pe	rformance chara	cteristics.					
Test	Symbol		.Conditio	ins 1/	Group A	L	imits	Uni		
		Unles	s otherwi	ns 1/ +125°C se specified	subgroups 	 Min 	Max			
Resolution	RES				1,2,3	-16	+16	BIT		
Relative accuracy	RA	 Unipola 	r output	2/	1,2,3	-16	+16	LSB		
Differential nonlinearity 3/	DNL		•		1,2,3	-1	+1	_		
Gain error 4/	ΑE	- 			1	-16	+16	- <u> </u>		
	<u> </u>	_			2,3	-24	+24	_!		
Offset error	0E				1	-16	+16	_!		
					2,3	-24	+24	1		
Relative accuracy	RA	Bipolar	output	<u>5</u> /	1,2,3	-8	+8	LSB		
Differential nonlinearity 3/	DNL				1,2,3	+1	+1	_ 		
Gain error 4/	AE	- 			1	-8	+8	- <u> </u> -		
	<u> </u>				2,3	-16	+16	_!		
Offset error 4/	0E				11	-8	+8	_		
	 				2,3	-16	+16			
Bipolar zero error	BIPe				1	-8	1 +8			
	 	<u> </u>	 		2,3	-16	+16			
Reference input resistance	RREFIN	 Resistan VREF+	ice from V	REF- to	1,2,3	20	40	kΩ		
V _{REF+} range	V _{REF+}				1,2,3	γ _{SS} +6.0	V _{DD}	V -		
Y _{REF} _ range	V _{REF} -	 	<u> </u>	ti dan santan santan santan kan dan dan dan santan santan santan santan santan santan santan santan santan san	1,2,3	γ _{SS} +6.0	Y _{DD} -6.0	V		
See footnotes at end	of table.						.1	. <u>' </u>		
STANDARD			SIZE A			5050	00507			
MILITARY DR DEFENSE ELECTRONICS DAYTON, OHIO	SUPPLY CE	NTER		REVISION	5962-89697 ION LEVEL SHEET					

Test	 Symbol	 _(Conditions	1/		Group A		mits	Unit
		-55°(Unless 	otherwise	125°C specifi	ed	subgroups	Min	Max	
Output voltage swing	VSWING					1,2,3	V _{\$\$}	V _{DD} -3.0	٧
Input voltage high level	AIH					1,2,3	2.4		٧
Input voltage	AIT	! 				1,2,3		0.8	٧
Digital input current	IIN	 				1,2,3		±10	μA
Output voltage high level	v _{OH}	ISOURCE	= 400 μA			1,2,3	4.0		٧
Output voltage low level	VOL	I _{SINK} =	1.6 mA		,	1,2,3		0.4	V .
Floating state leakage current	ILKG	DBO-DB1	5 = 0 to V	CC V		1,2,3		±10	μА
Positive power supply current	IDD	V _{OUT} un	loaded	<u>6/</u>		1,2,3		5.0	mA
Negative power supply current	ISS					1,2,3		5.0	
Positive logic supply current	Icc		4.3.1b 4.3.1b			1,2,3	 	1.0	
Power supply sensitivity 7/	PSS					1,2,3		2.0	LSB
Floating state output capacitance	COUT	See 4.3	.1b			4		10	pF
Digital input capacitance	CIN	See 4.3	.1b		· · · · · · · · · · · · · · · · · · ·	4		10	pF
Functional test		See 4.3	.1c			7,8 			
See footnotes at end	d of table.								
STANDAF		42	SIZE A				E062	-89697	
MILITARY D				EVISION L			-69697 EET		

Electrical performance characteristics - Continued. Conditions 1/ -55°C < TA < +125°C Unless otherwise specified Test Symbol Group A Limits Unit subgroups Min Max R/W to CS setup |See figure 5 8/ 9 40 tı ns time 10,11 50 CS pulse width 9 150 t2 (write cycle) 10,11 190 R/\overline{W} to \overline{CS} hold time 9 40 t₃ 50 10,11 t4 Data setup time 110 10,11 120 Data hold time t5 9,10,11 Data access time t₆ 9 230 10,11 320 Bus relinquish 10/ 9 10 80 t7 10,11 10 90 CLR setup time tg 9,10,111 CLR pulse width 9,10,111 150 tg **CLR** hold time 9,10,11 0 t10 **LDAC** pulse width 80 t11 100 10,11 CS pulse width t₁₂ 9 240 (read cycle) 10,11 330 See footnotes on next page. **STANDARDIZED** SIZE Α 5962-89697 **MILITARY DRAWING** DEFENSE ELECTRONICS SUPPLY CENTER **REVISION LEVEL** SHEET DAYTON, OHIO 45444 6

- Unless otherwise specified, 14.25 V dc \leq VDD \leq 15.75 V dc, -14.25 V dc \leq VSS \leq -15.75 V dc and 4.75 V dc \leq VCC \leq 5.25 V dc. VOUT loaded with 3 k Ω , 1000 pF to 0 V. VREF+ = +5.0 V dc, RIN connected to 0 V.
- 2/ V_{REF-} = 0 V, V_{OUT} = 0 V to 10 V, 1 LSB = 153 μV .
- 3/ Monotonicity is guaranteed over full temperature range.
- 4/ $V_{OUT}load = 10 M\Omega$.
- 5/ V_{REF} = -5.0 V, V_{OUT} = -10 V to +10 V, 1 LSB = 305 μ V.
- 6/ The device is functional with a power supply of ± 12 V.
- 7/ Sensitivity of gain error, offset error and bipolar zero error to VDD, VSS variations.
- All input control signals are specified with t_R = t_F = 5.0 ns (10 percent to 90 percent of +5.0 V) and timed from a voltage level of 1.6 V.
- $\frac{9}{100}$ to is measured with the load circuits for access time on figure 6 and defined as the time required for an output to cross 0.8 V or 2.4 V.
- 10/ to is defined as the time required for an output to change 0.5 V when loaded with the circuits for bus relinquish time on figure 6.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.7 herein).
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89697	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON. OHIO 45444		REVISION LEVEL	SHEET	7

Device type	01
Case outlines	X and 3
Terminal number	Terminal symbol
1	DB2
2	DB1
3	DBO
4	وم ^۷
5	Vout
6	RIN
7	YREF+
8	V _{REF} _
9	VSS
10	DB15
11	DB14
12	DB13
13	DB12
14	DB11
15	DB10
16	DB 9
17	DB8
18	DB 7
19	DB6
20	DGND
21	Vcc
22	R/₩
23	CS
24	CLR
25	LDAC
26	085
27	DB4
28	DB3

FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89697
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 8

cs	R/W	LDAC	CER	Function
1	X	Х	. x	3-State DAC I/O latch in high-Z state
0	0	X	i X	DAC I/O latch loaded with DB15-DBO
0	1	Х	X	Contents of DAC I/O latch available on DB15-DBO
X	X	0	1	Contents of DAC I/O latch transferred to DAC latch
X	0	X	0	DAC latch loaded with 000 000
X	1	Х	0	DAC latch loaded with 100 000

0 = Low
1 = High
X = Don't care


FIGURE 2. Truth table.


STANDARDIZED	SIZE			
MILITARY DRAWING	Α		5962-89679	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	. SHEET	

Output range	V _{REF+}	V _{REF} -	I R _{IN}
0 V to +5.0 V	+5.0 Y	0 V	Vout
0 V to +10 V	+5.0 V	0 4	0 V
+5.0 V to -5.0 V	+5.0 V	-5.0 V	Vout
+5.0 V to -5.0 V	+5.0 V	0 A	+5.0 V
+10 V to -10 V	+5.0 V	-5.0 V	0 V

FIGURE 3. Output voltage ranges.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89679
		REVISION LEVEL	SHEET 10





Load circuits for access time (t₆) +5 V } 3 kΩ DBNO DBN O $3\,k\,\Omega$ 100 pF 100 pF DGND 🌣 DGND HIGH-Z TO VOH HIGH-Z TO VOL Load circuits for bus relinquish time (t7) + 5 V 3 kΩ DBN O DBN O 10 pF 10 pF




FIGURE 6. Load circuits.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89697
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET

- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section $\frac{4}{9}$ of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance.
 - c. Subgroups 7 and 8 testing shall be sufficient to verify the truth table.
 - d. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A			5962-89697	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET	14

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3
Group A test requirements (method 5005)	1,2,3,7,8,9, 10**,11**
Groups C and D end-point electrical parameters (method 5005)	1 1

* PDA applies to subgroup 1.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronic Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordiantion and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89697
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 15

^{**} Subgroups 10 and 11 are guaranteed, but not tested to the limits specified in table I.

6.5 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone (513) 296-5375. 6.6 Pin description. The pin description is as follows: Description Pin Data I/O pins. DBO is LSB. DB2-DB0 Positive supply for analog circuitry. This is a +15 V nominal. ממץ DAC output voltage pin. Vout Input to summing resistor of DAC output amplifier. This is used to RIN select output voltage ranges. See figure 2. V_{REF+} input. The DAC is specified for $V_{REF+} = +5.0 \text{ V}$. VREF+ $V_{\mbox{REF}_}$ input. For unipolar operation connect $V_{\mbox{REF}_}$ to 0 V and for bipolar operation connect it to -5.0 V. The device is specified for VREFboth conditions. Negative supply for analog circuitry. This is -15 V nominal. ٧ss Data I/O pins. DB15 is MSB. DB15-DB6 Ground pin for logic circuitry. DGND Positive supply for logic circuitry. This is +5.0 V nominal. V_{CC} R/\overline{W} input. This can be used to load data to the DAC or to read back the DAC latch contents. R/W Chip select input. This selects the device. CS Clear input. The DAC can be cleared to 000... CLR 000 or 100...000. See figure 2. Asynchronous load input to DAC. LDAC Data I/O pins. D85-DB3

STANDARDIZED MILITARY DRAWING	SIZE A			5962-89697	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	_	SHEET 16	5

6.7 Approved source of supply. An approved source of supply is listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendor listed in MIL-BUL-103 has agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS. The approved source of supply listed below is for information purposes only and is current only to the date of the last action of this documents.

		and the second second
Military drawing part number	Vendor CAGE number	Vendor similar part number 1/
5962-8969701XX	24355	AD7846SQ/883B
5962-89697013X	24355	AD7846SE/883B

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

24355

Vendor name and address

Analog Devices Route 1 Industrial Park P.O. Box 9106 Norwood, MA 02062

Norwood, MA 02062 Point of contact: 181 Ballardvale Street Wilmington, MA 01887-1024

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A 5962-89697

REVISION LEVEL SHEET 17