

Preliminary Technical Data

AD5241/AD5242

FEATURES

- 256 Position
- Potentiometer Replacement
- 10K, 100K, 1M, Ohm
- Internal Power ON Mid-Scale Preset
- +2.7 to +5.5V Single-Supply; ±2.7V Dual-Supply Operation
- I²C Compatible Interface

APPLICATIONS



- Multi-Media, Video & Audio
- Communications
- Mechanical Potentiometer Replacement
- Instrumentation: Gain, Offset Adjustment
- Programmable Voltage to Current Conversion
- Line Impedance Matching

GENERAL DESCRIPTION

The AD5241/AD5242 provides a single/dual channel, 256 position digitally-controlled variable resistor (VR) device. These devices perform the same electronic adjustment function as a potentiometer, trimmer or variable resistor. Each VR offers a completely programmable value of resistance, between the A terminal and the wiper, or the B terminal and the wiper. The fixed A-to-B terminal resistance of 10, 100 or 1M ohms has a 1% channel-to-channel matching tolerance with a nominal temperature coefficient of 30 ppm/ $^{\circ}$ C.

Wiper Position programming defaults to midscale at system power ON. Once powered the VR wiper position is programmed by a I²C compatible 2-wire serial data interface. An asynchronous reset (PR) pin forces the VR wiper to the midscale position. Both parts have two programmable logic outputs available to drive digital loads, gates, LED drivers, analog switches, etc.

FUNCTIONAL BLOCK DIAGRAMS



The AD5241/AD5242 are available in the surface mount (SO-14/-16) packages. For ultra compact solutions selected models are available in the thin TSSOP-14/-16 packages. All parts are guaranteed to operate over the extended industrial temperature range of -40 $^{\circ}$ C to +85 $^{\circ}$ C. For 3-wire, SPI compatible interface applications, see the AD5203/AD5204/AD5206/AD7376/AD8400/AD8402/AD8403 products.

ORDERING GUIDE

Model	Kilo Ohms	Temp	Package Description	Package Option
AD5241BR10	10	-40/+85 $^{\circ}$ C	SO-14	R-14
AD5241BRU10	10	-40/+85 $^{\circ}$ C	TSSOP-14	RU-14
AD5241BR100	100	-40/+85 $^{\circ}$ C	SO-14	R-14
AD5241BRU100	100	-40/+85 $^{\circ}$ C	TSSOP-14	RU-14
AD5241BR1M	1M	-40/+85 $^{\circ}$ C	SO-14	R-14
AD5241BRU1M	1M	-40/+85 $^{\circ}$ C	TSSOP-14	RU-14
AD5242BR10	10	-40/+85 $^{\circ}$ C	SO-16	R-16
AD5242BRU10	10	-40/+85 $^{\circ}$ C	TSSOP-16	RU-16
AD5242BR100	100	-40/+85 $^{\circ}$ C	SO-16	R-16
AD5242BRU100	100	-40/+85 $^{\circ}$ C	TSSOP-16	RU-16
AD5242BR1M	1M	-40/+85 $^{\circ}$ C	SO-16	R-16
AD5242BRU1M	1M	-40/+85 $^{\circ}$ C	TSSOP-16	RU-16

The AD5241/AD5242 die size is 69 mil X 78 mil, 5,382 sq. mil. Contains xxx transistors. Patent Number 5495245 applies.

I²C Compatible Digital Potentiometers AD5241/AD5242

ELECTRICAL CHARACTERISTICS 10K, 100K, 1M OHM VERSION (V_{DD} = +3V±10% or +5V±10%, V_A = +V_{DD}, V_B = 0V, -40°C < T_A < +85°C unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Units
DC CHARACTERISTICS RHEOSTAT MODE Specifications apply to all VRs						
Resistor Differential NL ²	R-DNL	R _{WB} , V _A =NC	R _{AB} =10KΩ	-1	±0.4	+1
Resistor Nonlinearity ²	R-INL	R _{WB} , V _A =NC	R _{AB} =10KΩ	-1	±0.5	+1
Nominal resistor tolerance	ΔR	T _A = 25°C		-30	30	%
Resistance Temperature Coefficient	R _{AB} /ΔT	V _{AB} = V _{DD} , Wiper = No Connect		30		ppm/°C
Wiper Resistance	R _W	I _W = V _{DD} / R, V _{DD} = +3V or +5V		40	100	Ω
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE Specifications apply to all VRs						
Resolution	N			8		Bits
Integral Nonlinearity ⁴	INL		R _{AB} =10KΩ	1	±0.5	+1
Integral Nonlinearity ⁴	INL		R _{AB} =1MΩ	1	±0.5	+1
Differential Nonlinearity ⁴	DNL		R _{AB} =10KΩ	1	±0.4	+1
Voltage Divider Temperature Coefficient	ΔV _W /ΔT	Code = 40 _H		5		ppm/°C
Full-Scale Error	V _{WFSE}	Code = 7F _H		1	-0.5	+0
Zero-Scale Error	V _{WZSE}	Code = 00 _H		0	+0.5	+1
RESISTOR TERMINALS						
Voltage Range ⁵	V _{A,B,W}		V _{SS}		V _{DD}	V
Capacitance ⁶ A, B	C _{A,B}	f = 1 MHz, measured to GND, Code = 40 _H		45		pF
Capacitance ⁶ W	C _W	f = 1 MHz, measured to GND, Code = 40 _H		60		pF
Common Mode Leakage	I _{CM}	V _A = V _B = V _W		1		nA
DIGITAL INPUTS						
Input Logic High	V _{IH}		SDA & SCL	0.7V _{DD}		V
Input Logic Low	V _{IL}		SDA & SCL	-0.5	0.3V _{DD}	V
Input Logic High	V _{IH}		AD0 & AD1	3.0	V _{DD}	V
Input Logic Low	V _{IL}		AD0 & AD1	0	1.0	V
Input Current	I _{IL}	V _{IN} = 0V or +5V			±1	μA
Input Capacitance ⁶	C _{IL}			3		pF
DIGITAL Output						
Output Logic Low	V _{OL}	I _{OL} = 6mA	SDA		0.4	V
Three-State Leakage Current	I _{OZ}	V _{IN} = 0V or +5V			±1	μA
Output Capacitance ⁶	C _{OZ}			3	8	pF
POWER SUPPLIES						
Power Single-Supply Range	V _{DD} RANGE	V _{SS} = 0V		+2.7		V
Power Dual-Supply Range	V _{DD/SS} RANGE			±2.3	±2.7	V
Positive Supply Current	I _{DD}	V _{IH} = +5V or V _{IL} = 0V			0.1	μA
Negative Supply Current	I _{SS}	V _{SS} = -2.5V, V _{DD} = +2.7V			0.1	μA
Power Dissipation ¹⁰	P _{DISS}	V _{IH} = +5V or V _{IL} = 0V, V _{DD} = +5V			0.5	μW
Power Supply Sensitivity	PSS				0.05	%/%
DYNAMIC CHARACTERISTICS ^{6,9,11}						
Bandwidth 3dB	BW_10K	R _{AB} = 10KΩ, Code = 40 _H			650	kHz
	BW_50K	R _{AB} = 50KΩ, Code = 40 _H			142	kHz
	BW_100K	R _{AB} = 100KΩ, Code = 40 _H			69	kHz
Total Harmonic Distortion	THD _W	V _A = 1Vrms + 2V dc, V _B = 2V DC, f=1KHz			0.005	%
V _W Settling Time	t _S	V _A = V _{DD} , V _B =0V, ±1 LSB error band			2	μs
Resistor Noise Voltage	e _{N_WB}	R _{WB} = 5KΩ, f = 1KHz			14	nV/Hz

I²C Compatible Digital Potentiometers AD5241/AD5242

ELECTRICAL CHARACTERISTICS 10K, 50K, 100K OHM VERSION (V_{DD} = +3V±10% or +5V±10%)

V_A = +V_{DD}, V_B = 0V, -40°C < T_A < +85°C unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Units
INTERFACE TIMING CHARACTERISTICS applies to all parts(Notes 6,12)						
SCL Clock Frequency	f _{SCL}		0		100	KHz
t _{BUF} Bus free time between STOP & START	t ₁		4.7			μs
t _{HD;STA} Hold Time (repeated START)	t ₂	After this period the first clock pulse is generated	4			μs
t _{LOW} Low Period of SCL Clock	t ₃		4.7			μs
t _{HIGH} High Period of SCL Clock	t ₄		4.0		50	μs
t _{SU;STA} Setup Time For START Condition	t ₅		4.7			μs
t _{HD;DAT} Data Hold Time	t ₆		300			ns
t _{SU;DAT} Data Setup Time	t ₇		250			ns
t _F Fall Time of both SDA & SCL signals	t ₈				300	ns
t _R Rise Time of both SDA & SCL signals	t ₉				1000	ns
t _{SU;STO} Setup time for STOP Condition	t ₁₀		4.0			μs


NOTES:

1. Typicals represent average readings at +25°C, V_{DD} = +5V.
2. Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See figure 20 test circuit.
4. INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V_A = V_{DD} and V_B = 0V.
5. DNL specification limits of ±1LSB maximum are Guaranteed Monotonic operating conditions. See Figure 19 test circuit.
6. Resistor terminals A,B,W have no limitations on polarity with respect to each other.
7. Guaranteed by design and not subject to production test.
9. Bandwidth, noise and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value result in the minimum overall power consumption.
10. P_{DISS} is calculated from (I_{DD} x V_{DD}). CMOS logic level inputs result in minimum power dissipation.
11. All dynamic characteristics use V_{DD} = +5V.
12. See timing diagram for location of measured values.


ABSOLUTE MAXIMUM RATINGS (T_A = +25°C, unless otherwise noted)

V _{DD} to GND.....	-0.3, +7V
V _{SS} to GND.....	0V, -7V
V _{DD} to V _{SS}	+7V
V _A , V _B , V _W to GND.....	V _{SS} , V _{DD}
A _X – B _X , A _X – W _X , B _X – W _X	±20mA
Digital Input Voltage to GND	0V, 7V
Operating Temperature Range	-40°C to +85°C
Package Power Dissipation	(T _{JMAX} - T _A) / θ _{JA}
Thermal Resistance θ _{JA} ,	
SOIC (SO-14)	158°C/W
SOIC (SO-16)	73°C/W
TSSOP-14.....	206°C/W
TSSOP-16.....	180°C/W
Maximum Junction Temperature (T _J MAX)	+150°C
Storage Temperature.....	-65°C to +150°C
Lead Temperature	
R-14, R-16, RU-14, RU-16 (Vapor Phase, 60 sec)	+215°C
R-14, R-16, RU-14, RU-16 (Infrared, 15 sec)	+220°C

AD5241 PIN CONFIGURATION



AD5242 PIN CONFIGURATION



I²C Compatible Digital Potentiometers AD5241/AD5242

TABLE 1: AD5241 PIN Function Descriptions

Pin	Name	Description
1	A ₁	Resistor terminal A ₁
2	W ₁	Wiper terminal W ₁
3	B ₁	Resistor terminal B ₁
4	V _{DD}	Positive power supply, specified for operation from +2.2 to +5.5V.
5	SHDN	Active Low, Asynchronous connection of the wiper W to terminal B, and open circuit of terminal A. RDAC register contents unchanged.
6	SCL	Serial Clock Input
7	SDA	Serial Data Input/Output
8	AD0	Programmable address bit for multiple package decoding. Bits AD0 & AD1 provide 4 possible addresses.
9	AD1	Programmable address bit for multiple package decoding. Bits AD0 & AD1 provide 4 possible addresses.
10	DGND	Common Ground
11	V _{SS}	Negative power supply, specified for operation from 0 to -2.7V
12	O2	Logic Output terminal O2
13	NC	No Connect
14	O1	Logic Output terminal O1

TABLE 2: AD5242 PIN Function Descriptions

Pin	Name	Description
1	O1	Logic Output terminal O1
2	A ₁	Resistor terminal A ₁
3	W ₁	Wiper terminal W ₁
4	B ₁	Resistor terminal B ₁
5	V _{DD}	Positive power supply, specified for operation from +2.2 to +5.5V.
6	SHDN	Active Low, Asynchronous connection of the wiper W to terminal B, and open circuit of terminal A. RDAC register contents unchanged.
7	SCL	Serial Clock Input
8	SDA	Serial Data Input/Output
9	AD0	Programmable address bit for multiple package decoding. Bits AD0 & AD1 provide 4 possible addresses.
10	AD1	Programmable address bit for multiple package decoding. Bits AD0 & AD1 provide 4 possible addresses.
11	DGND	Common Ground
12	V _{SS}	Negative power supply, specified for operation from 0 to -2.7V
13	O2	Logic Output terminal O2
14	B ₂	Resistor terminal B ₂
15	W ₂	Wiper terminal W ₂
16	A ₂	Resistor terminal A ₂




Figure 2. Detail Timing Diagram

The AD5241/AD5242 I²C-bus interface is a receive only slave. Data is accepted from the I²C bus in the following serial format:

S	0	1	0	1	1	A	D	A	0	A	A/ B	R	S	S	D	O	2	O	1	X	X	X	A	D	D	D	D	D	D	D	A	P
Slave Address Byte										Instruction Byte										Data Byte												

Where:

S = Start Condition

P = Stop Condition

A = Acknowledge

X = Don't Care

AD1, AD0 = Package pin programmable address bits

A/ \bar{B} = RDAC sub address select

RS = Midscale reset

SD = Shutdown, same as SHDN pin operation


O2, O1 = Output logic pin latched values

D7,D6,D5,D4,D3,D2,D1,D0 = Data Bits


I²C Compatible Digital Potentiometers AD5241/AD5242

OUTLINE DIMENSIONS


14-Lead Narrow Body SOIC (SO-14)



16-Lead Narrow SOIC (R-16N)



**14-Lead TSSOP
(RU-14)**



**16-Lead TSSOP
(RU-16)**

