

## Preliminary Technical Data

## ADP3050


### FEATURES

**Wide Input Voltage Range: 3.6 V to 30 V**  
**Adjustable and Fixed (3.3 V, 5 V) Output Options**  
**Saturating Power Switch for Higher Efficiency**  
**Uses Small Surface-mount Components**  
**Cycle-by-cycle Current Limiting**  
**Peak Input Voltage (100 ms): 60 V**  
**Thermally Enhanced 8-Lead SOIC Package**

### APPLICATIONS

**Pre-regulator for Linear Regulators**  
**Distributed Power Systems**  
**Automotive Systems**  
**Battery Chargers**

### FUNCTIONAL BLOCK DIAGRAM



### GENERAL DESCRIPTION

The ADP3050 is a current-mode monolithic buck (step-down) PWM switching regulator that contains a high current 1A switch and all control, logic and protection functions. It uses a unique compensation scheme which allows the use of any type of output capacitor (tantalum, ceramic, electrolytic, OS-CON). Unlike some buck regulators, the design is not restricted to using a specific type of output capacitor or ESR value.

A special boosted drive stage is used to saturate the NPN power switch, providing a system efficiency higher than conventional bipolar buck switchers. Further efficiency improvements are obtained by using the low voltage regulated output to provide the device's internal operating current. A high switching frequency allows the use of small external surface-mount components. A wide variety of standard off-the-shelf devices can be used, providing a great deal of design flexibility. A complete regulator design requires only a few external devices.

The ADP3050 includes a shutdown input which places the device in a low-power mode, reducing the total supply current to under 20  $\mu$ A. Internal protection features include thermal shutdown circuitry and a cycle-by-cycle current-limit for the power switch to provide complete device protection under fault conditions.

The ADP3050 provides excellent line and load regulation, maintaining  $\pm 3\%$  output voltage accuracy over temperature and under all input voltage and output current conditions.

The ADP3050 is specified over the industrial temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and is available in a thermally enhanced 8-lead SOIC package.

REV. PrB 1/5/00

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.**  
**Tel: 781/329-4700 World Wide Web Site: <http://www.analog.com>**  
**Fax: 781/326-8703 ©Analog Devices, Inc., 2000**

# ADP3050—SPECIFICATIONS<sup>1</sup> ( $V_{IN} = 10.0\text{ V}$ , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ , unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>FEEDBACK</b>						
Feedback Voltage	$V_{FB}$		1.16	1.2	1.24	V
ADP3050			3.20	3.3	3.40	V
ADP3050-3.3			4.85	5.0	5.15	V
ADP3050-5						
Line Regulation		$V_{IN} = 10\text{ V}$ to $30\text{ V}$ , no load	-0.2	0.01	0.2	%/V
Load Regulation		$I_{LOAD} = 100\text{ mA}$ to $1\text{ A}$	-1.3	0.1	1.3	%/A
Input Bias Current	$I_{FB}$	ADP3050AR only		0.65	2	$\mu\text{A}$
<b>ERROR AMPLIFIER</b>						
Transconductance <sup>2</sup>	$g_m$			1250		$\mu\text{Mho}$
Voltage Gain <sup>2</sup>	$A_{VOL}$			300		V/V
Output Current						
ADP3050		COMP = 1.0 V, FB = 1.1 V to 1.3 V		$\pm 115$		$\mu\text{A}$
ADP3050-3.3		COMP = 1.0 V, FB = 3.0 V to 3.6 V		$\pm 120$		$\mu\text{A}$
ADP3050-5		COMP = 1.0 V, FB = 4.5 V to 5.5 V		$\pm 135$		$\mu\text{A}$
<b>OSCILLATOR</b>						
Oscillator Frequency <sup>3</sup>	$f_{OSC}$		170	200	240	kHz
Minimum Duty Cycle	$D_{MIN}$			10		%
Maximum Duty Cycle	$D_{MAX}$			90		%
<b>SWITCH</b>						
Average Current Limit <sup>4</sup>	$I_{CL(AVG)}$					
ADP3050		BOOST = 15 V, FB = 1.1 V	1.0	1.25	1.5	A
ADP3050-3.3		BOOST = 15 V, FB = 3.0 V	1.0	1.25	1.5	A
ADP3050-5		BOOST = 15 V, FB = 4.5 V	1.0	1.25	1.5	A
Peak Current Limit	$I_{CL(PEAK)}$			1.5		A
Saturation Voltage		BOOST = 15 V, $I_{LOAD} = 1\text{ A}$		0.65	0.95	V
Leakage Current				50		nA
<b>SHUTDOWN</b>						
Input Voltage Low					0.4	V
Input Voltage High			2.0			V
<b>SUPPLY</b>						
Minimum Input Voltage <sup>5</sup>	$V_{IN}$				3.6	V
Minimum BIAS Voltage	$V_{BIAS}$				3.0	V
Minimum BOOST Voltage	$V_{BOOST}$				3.0	V
IN Supply Current <sup>6</sup>	$I_Q$					
Normal Mode		BIAS = 5.0 V		0.7	1.5	mA
Shutdown Mode		$\overline{SD} = 0\text{ V}$ , $V_{IN} \leq 30\text{ V}$		15	40	$\mu\text{A}$
BIAS Supply Current	$I_{BIAS}$	BIAS = 5.0 V	4.0	6.0		mA
BOOST Supply Current	$I_{BOOST}$	BOOST = 15 V, $I_{SW} = 0.5\text{ A}$	18			mA
		BOOST = 15 V, $I_{SW} = 1.0\text{ A}$	20	40		mA

## NOTES

1 All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC).

2 Transconductance and voltage gain measurements refer to the internal amplifier without the voltage divider. To calculate the transconductance and gain of the fixed voltage parts, divide the values shown by FB/1.21.

3 The switching frequency is reduced when the feedback pin is lower than  $0.8 \times FB$ .

4 Switch current limit is measured with no diode, inductor, or capacitor connected to output pin.

5 Minimum input voltage is not measured directly, but is guaranteed by other tests. The actual minimum input voltage needed to keep the output in regulation will depend on output voltage and load current.

6  $I_Q$  is a function of the no-load input current.

Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS\*

IN Voltage	
Steady State .....	30 V
Peak (<100 ms) .....	60 V
BOOST Voltage .....	45 V
SD, BIAS Voltage .....	-0.3 V to IN + 0.3 V
FB Voltage .....	-0.3 V to 8 V
Operating Ambient Temperature Range ..	-40°C to +85°C
Operating Junction Temperature Range ..	-40°C to +125°C
Storage Temperature Range .....	-65°C to +150°C
$\theta_{JA}$ .....	86°C/W
Lead Temperature Range (Soldering, 60 sec.) .....	300°C


\*This is a stress rating only; operation beyond these limits can cause the device to be permanently damaged. Unless otherwise specified, all voltages are referenced to GND

## ORDERING GUIDE

Model	Output Voltage	Temperature Range	Package*
ADP3050AR	ADJ	-40°C to +85°C	SO-8
ADP3050AR-3.3	3.3 V	-40°C to +85°C	SO-8
ADP3050AR-5	5.0 V	-40°C to +85°C	SO-8

\* SO = Small Outline Package

## PIN CONFIGURATION R-8



## PIN DESCRIPTION

Pin	Name	Function
1	SWITCH	This is the emitter of the internal NPN power switch. The voltage at this pin switches between $V_{IN}$ and approximately -0.5 V.
2	BOOST	This pin is used to provide a boosted voltage (higher than $V_{IN}$ ) for the drive stage of the NPN power switch. With the higher drive voltage, the power switch can be saturated, greatly reducing the switch power losses.
3	BIAS	Connect this pin to the regulated output voltage to maximize system efficiency. When this pin is above 2.7 V, most of the ADP3050 operating current will be taken from the output instead of the input supply. Leave unconnected if not used.
4	FB	This feedback pin senses the regulated output voltage. Connect this pin directly to the output (fixed output versions).
5	COMP	This pin is used to compensate the regulator with an external resistor and capacitor. This pin can be used to override the control loop, but the voltage on this pin should not exceed about 2 V, as the pin is internally clamped to ensure a fast transient response. Use a pull-up resistor if this pin is to be pulled higher than 2V.
6	$\overline{SD}$	Use this pin to turn the device on and off. If this feature is not needed, tie this pin directly to $V_{IN}$ .
7	GND	Connect this pin to local ground plane.
8	IN	Connect this pin to the input supply voltage. An input bypass capacitor must be placed close to this pin to ensure proper regulator operation.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this device features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# ADP3050

## THEORY OF OPERATION

The ADP3050 is a fixed frequency, current mode buck regulator. Current mode systems provide excellent transient response, and are much easier to compensate than voltage mode systems. Refer to the functional block diagram. At the beginning of each clock cycle, the oscillator sets the latch, turning on the power switch. The signal at the non-inverting input of the comparator is a replica of the switch current (summed with the oscillator ramp). When this signal reaches the appropriate level set by the output of the error amplifier, the comparator resets the latch and turns off the power switch. In this manner, the error amplifier sets the correct current trip level to keep the output in regulation: if the error amplifier output increases, more current is delivered to the output; if it decreases, less current is delivered to the output.

The current sense amplifier provides a signal proportional to switch current to both the comparator and to a cycle-by-cycle current limit. If the current limit is exceeded, the latch will be reset, turning the switch off until the beginning of the next clock cycle. The ADP3050 has a foldback current limit which reduces the switching frequency under fault conditions to reduce stress to the IC and to the external components.

Most of the control circuitry is biased from the 2.5 V internal regulator. When the BIAS pin is left open or when the voltage at this pin is less than 2.7 V, all of the operating current for the ADP3050 is drawn from the input supply. When the BIAS pin is above 2.7 V, the majority of the operating current is then drawn from this pin (usually tied to the regulator's low-voltage output) instead of from the higher-voltage input supply. This can provide substantial efficiency improvements at light-load conditions, especially for systems where the input voltage is much higher than the output voltage.

The ADP3050 uses a special drive stage which allows the power switch to saturate. An external diode and capacitor provide a boosted voltage to the drive stage that is higher than the input supply voltage. Overall efficiency is dramatically improved by using this type of saturating drive stage. Pulling the  $\overline{SD}$  pin below 0.4 V puts the device in a low-power mode, shutting off all internal circuitry and reducing the supply current to under 20  $\mu\text{A}$ .

### Setting the Output Voltage

The output of the adjustable version (ADP3050AR) can be set to any voltage between 1.25V and 12V by connecting a resistor divider to the FB pin as shown in Figure X. The resistor value for R2 can be calculated by choosing a value between 1 k $\Omega$  and 10k $\Omega$  for R1, using the following equation:

$$R2 = R1 \times ((V_{OUT}/1.2)-1) \quad (1)$$

It is important to note that the accuracy of these resistors directly affects the accuracy of the output voltage. The FB pin threshold variation is  $\pm 3\%$ , and the tolerances of R1 and R2 will add to this to determine the total output variation.




Figure 1. Typical Application Circuit.


PRELIMINARY  
TECHNICAL  
DATA

# ADP3050

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

### 8-Lead SOIC R-8



PRELIMINARY  
TECHNICAL  
DATA