

Lista rozkazów mikrokomputerów jednokładowych serii MCS51

kod mnemoniczny	kod dwójkowy	B/C	operacja
operacje arytmetyczne			
ADD A, R _n	00101rrr	1/1	$A \leftarrow A + R_n$
ADD A, adr8	00100101 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/1	$A \leftarrow A + M[\text{adr}8]$
ADD A, @R _i	0010011i	1/1	$A \leftarrow A + M[R_i]$
ADD A, #n	00100100 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/1	$A \leftarrow A + m[\text{PC} + 1]$
ADDC A, R _n	00111rrr	1/1	$A \leftarrow A + R_n + C$
ADDC A, adr8	00110101 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/1	$A \leftarrow A + M[\text{adr}8] + C$
ADDC A, @R ₁	0011011i	1/1	$A \leftarrow A + M[R_i] + C$
ADDC A, #n	00110100 n ₇ n ₆ n ₅ n ₄ n ₃ n ₂ n ₁ n ₀	2/1	$A \leftarrow A + m[\text{PC} + 1] + C$
SUBB A, R _n	10011rrr	1/1	$A \leftarrow A - C - R_n$
SUBB A, adr8	10010101 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/1	$A \leftarrow A - C - M[\text{adr}8]$
SUBB A, @R _i	1001011i	1/1	$A \leftarrow A - C - M[R_i]$
SUBB A, #n	10010100 n ₇ n ₆ n ₅ n ₄ n ₃ n ₂ n ₁ n ₀	2/1	$A \leftarrow A - C - m[\text{PC} + 1]$
INC A	00000100	1/1	$A \leftarrow A + 1$
INC R _n	00001rrr	1/1	$R_n \leftarrow R_n + 1$
INC adr8	00000101 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/1	$M[\text{adr}8] \leftarrow M[\text{adr}8] + 1$
INC @R _i	0000011i	1/1	$M[R_i] \leftarrow M[R_i] + 1$
INC DPTR	10100011	1/2	$\text{DPTR} \leftarrow \text{DPTR} + 1$
DEC A	00010100	1/1	$A \leftarrow A - 1$

DEC R_n	00011rrr	1/1	$R_n \leftarrow R_n - 1$
DEC adr8	00010101 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/1	$M[\text{adr8}] \leftarrow M[\text{adr8}] - 1$
DEC @ R_i	0001011i	1/1	$M[R_i] \leftarrow M[R_i] - 1$
MUL AB	10100100	1/4	$\underline{B} \square \underline{A} \leftarrow \underline{A} \cdot \underline{B}$
DIV AB	10000100 $a_7a_6a_5a_4a_3a_2a_1a_0$	1/4	$A \square B \leftarrow A / B$ {A←wynik, B←reszta}
DA A	11010100	1/1	korekcja dziesiętna A
operacje logiczne na bajtach			
ANL A, R_n	01011rrr	1/1	$A \leftarrow A \wedge R_n$
ANL A, adr8	01010101 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/1	$A \leftarrow A \wedge M[\text{adr8}]$
ANL A, @ R_i	0101011i	1/1	$A \leftarrow A \wedge M[R_i]$
ANL A, #n	01010100 $n_7n_6n_5n_4n_3n_2n_1n_0$	2/1	$A \leftarrow A \wedge m[\text{PC} + 1]$
ANL adr8, A	01010010 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/1	$M[\text{adr8}] \leftarrow M[\text{adr8}] \wedge A$
ANL adr8, #n	01010011 $a_7a_6a_5a_4a_3a_2a_1a_0$ $n_7n_6n_5n_4n_3n_2n_1n_0$	3/2	$M[\text{adr8}] \leftarrow M[\text{adr8}] \wedge m[\text{PC} + 2]$
ORL A, R_n	01001rrr	1/1	$A \leftarrow A \vee R_n$
ORL A, adr8	01000101 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/1	$A \leftarrow A \vee M[\text{adr8}]$
ORL A, @ R_i	0100011i	1/1	$A \leftarrow A \vee M[R_i]$
ORL A, #n	01000100 $n_7n_6n_5n_4n_3n_2n_1n_0$	2/1	$A \leftarrow A \vee m[\text{PC} + 1]$
ORL adr8, A	01000010 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/1	$M[\text{adr8}] \leftarrow M[\text{adr8}] \vee A$

ORL adr8, #n	01000011 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ n ₇ n ₆ n ₅ n ₄ n ₃ n ₂ n ₁ n ₀	3/2	$M[\text{adr8}] \leftarrow M[\text{adr8}] \vee m[\text{PC} + 2]$
XRL A, R _n	01101rrr	1/1	$A \leftarrow A \oplus M[R_n]$
XRL A, adr8	01100101 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/1	$A \leftarrow A \oplus M[\text{adr8}]$
XRL A, @R _i	0110011i	1/1	$A \leftarrow A \oplus M[R_i]$
XRL A, #n	01100100 n ₇ n ₆ n ₅ n ₄ n ₃ n ₂ n ₁ n ₀	2/1	$A \leftarrow A \oplus m[\text{PC} + 1]$
XRL adr8, A	01100010 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/1	$M[\text{adr8}] \leftarrow M[\text{adr8}] \oplus A$
XRL adr8, #n	01100011 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ n ₇ n ₆ n ₅ n ₄ n ₃ n ₂ n ₁ n ₀	3/2	$M[\text{adr8}] \leftarrow M[\text{adr8}] \oplus m[\text{PC} + 2]$
CRL A	11100100	1/1	$A \leftarrow 0$
CPL A	11110100	1/1	$A \leftarrow \bar{A}$
RL A	00100011	1/1	$A \langle 7:0 \rangle \leftarrow A \langle 6:0 \rangle \square A \langle 7 \rangle$
RLC A	00110011	1/1	$C \square A \langle 7:0 \rangle \leftarrow A \langle 7:0 \rangle \square C$
RR A	00000011	1/1	$A \langle 7:0 \rangle \leftarrow A \langle 0 \rangle \square A \langle 7:1 \rangle$
RRC A	00010011	1/1	$A \langle 7:0 \rangle \square C \leftarrow C \square A \langle 7:0 \rangle$
SWAP A	11000100	1/1	$A \langle 3:0 \rangle \leftrightarrow A \langle 7:4 \rangle$
operacje przesłań			
MOV A, R _n	11101rrr	1/1	$A \leftarrow R_n$
MOV A, adr8	11100101 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/1	$A \leftarrow M[\text{adr8}]$
MOV A, @R _i	1110011i	1/1	$A \leftarrow M[R_i]$
MOV A, #n	01110100 n ₇ n ₆ n ₅ n ₄ n ₃ n ₂ n ₁ n ₀	2/1	$A \leftarrow m[\text{PC} + 1]$
MOV R _n , A	11111rrr	1/1	$R_n \leftarrow A$

MOV R _n , adr8	10101rrr a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/2	R _n ← M[adr8]
MOV R _n , #n	01111rrr n ₇ n ₆ n ₅ n ₄ n ₃ n ₂ n ₁ n ₀	2/1	R _n ← m[PC + 1]
MOV adr8, A	11110101 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/1	M[adr8] ← A
MOV adr8, R _n	10001rrr a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/2	M[adr8] ← R _n
MOV adr8d, adr8s	10000101 (a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀)s (a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀)d	3/2	M[adr8d] ← M[adr8s]
MOV adr8, @R _i	1000011i a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/2	M[adr8] ← M[R _i]
MOV adr8, #n	01110101 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ n ₇ n ₆ n ₅ n ₄ n ₃ n ₂ n ₁ n ₀	3/2	M[adr8d] ← m[PC + 2]
MOV @R _i , A	1111011i	1/1	M[R _i] ← A
MOV @R _i , adr8	1010011i a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/2	M[R _i] ← M[adr8]
MOV @R _i , #n	0111011i n ₇ n ₆ n ₅ n ₄ n ₃ n ₂ n ₁ n ₀	2/1	M[R _i] ← m[PC + 1]
MOV DPTR, #nn	10010000 n ₁₅ n ₁₄ n ₁₃ n ₁₂ n ₁₁ n ₁₀ n ₉ n ₈ n ₇ n ₆ n ₅ n ₄ n ₃ n ₂ n ₁ n ₀	3/2	DPH □ DPL ← m[PC + 1] □ m[PC + 2]
MOVC A, @A + DPTR	10010011	1/2	A ← m[A + DPTR]
MOVC A, @A + PC	10000011	1/2	PC ← PC + 1 A ← m[A + PC]
MOVX A, @R _i	11100011	1/2	A ← M[R _i]
MOVX A, @DPTR	11100000	1/2	A ← M[DPTR]
MOVX @R _i , A	1111001i	1/2	M[R _i] ← A
MOVX @DPTR, A	11110000	1/2	M[DPTR] ← A

PUSH adr8	11000000 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/2	$SP \leftarrow SP + 1$ $M[SP] \leftarrow M[adr8]$
POP adr8	11010000 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/2	$M[adr8] \leftarrow M[SP]$ $SP \leftarrow SP - 1$
XCH A, R_n	11001rrr	1/1	$A \leftrightarrow R_n$
XCH A, adr8	11000101 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/1	$M \leftrightarrow M[adr8]$
XCH A, $@R_i$	1100011i	1/1	$A \leftrightarrow M[R_i]$
XCHD A, $@R_i$	1101011i	1/1	$A < 3:0 \rangle \leftrightarrow M[R_i] < 3:0 \rangle$
operacije na bitach			
CLR C	11000011	1/1	$C \leftarrow 0$
CLR bit	11000010 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/1	$M[bit] \leftarrow 0$
SETB C	11010011	1/1	$C \leftarrow 1$
SETB bit	11010010 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/1	$M[bit] \leftarrow 1$
CPL C	10110011	1/1	$C \leftarrow \neg C$
CPL bit	10110010 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/1	$M[bit] \leftarrow \neg M[bit]$
ANL C, bit	10000010 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/2	$C \leftarrow C \wedge M[bit]$
ANL C, bit\	10110000 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/2	$C \leftarrow C \wedge \neg M[bit]$
ORL C, bit	01110010 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/2	$C \leftarrow C \vee M[bit]$
ORL C, bit\	10100000 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/2	$C \leftarrow C \vee \neg M[bit]$
MOV C, bit	10100010 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/1	$C \leftarrow M[bit]$

MOV bit, C	10010010 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/2	M[bit]←C
JC rel	01000000 d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	2/2	PC←PC + 2 if C = 1 then PC←PC + rel
JNC rel	01010000 d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	2/2	PC←PC + 2 if C = 0 then PC←PC + rel
JB bit, rel	00100000 d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	3/2	PC←PC + 3 if M[bit] = 1 then PC←PC + rel
JNB bit, rel	00110000 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	3/2	PC←PC + 3 if M[bit] = 0 then PC←PC + rel
JBC bit, rel	00010000 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	3/2	PC←PC + 3 if M[bit] = 1 then M[bit]←0 PC←PC + rel
rozkazy skoków i rozkazy sterujące			
ACALL adr11	a ₁₀ a ₉ a ₈ 10001 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	2/2	PC←PC + 2 SP←SP + 1 M[SP]←PC < 7:0 > SP←SP + 1 M[SP]←PC < 15:8 > PC < 10:0 >←adr11
LCALL adr16	00010010 a ₁₅ a ₁₄ a ₁₃ a ₁₂ a ₁₁ a ₁₀ a ₉ a ₈ a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀	3/2	PC←PC + 3 SP←SP + 1 M[SP]←PC < 7:0 > SP←SP + 1 M[SP]←PC < 15:8 > PC←adr16
RET	00100010	1/2	PC < 15:8 >←M.[SP] SP←SP - 1 PC < 7:0 >←M.[SP] SP←SP - 1

RET1	00110010	1/2	$PC \leftarrow 15:8 \rightarrow M[SP]$ $SP \leftarrow SP - 1$ $PC \leftarrow 7:0 \rightarrow M[SP]$ $SP \leftarrow SP - 1$ rozkaz ten odtwarza również stan priorytetów przerwań
AJMP adr11	$a_{10}a_9a_800001$ $a_7a_6a_5a_4a_3a_2a_1a_0$	2/2	$PC \leftarrow PC + 2$ $PC \leftarrow 10:0 \rightarrow \text{adr}11$
LJMP adr16	00000010 $a_{15}a_{14}a_{13}a_{12}a_{11}a_{10}a_9a_8$ $a_7a_6a_5a_4a_3a_2a_1a_0$	3/2	$PC \leftarrow PC + 3$ $PC \leftarrow \text{adr}16$
SJMP rel	10000000 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/2	$PC \leftarrow PC + 2$ $PC \leftarrow PC + \text{rel}$
JMP @A + DPTR	01110011	1/2	$PC \leftarrow A + \text{DPTR}$
JZ rel	01100000 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/2	$PC \leftarrow PC + 2$ if $A = 0$ then $PC \leftarrow PC + \text{rel}$
JNZ rel	01110000 $a_7a_6a_5a_4a_3a_2a_1a_0$	2/2	$PC \leftarrow PC + 2$ if $A \neq 0$ then $PC \leftarrow PC + \text{rel}$
CJNE A, adr8, rel	10110101 $a_7a_6a_5a_4a_3a_2a_1a_0$ $d_7d_6d_5d_4d_3d_2d_1d_0$	3/2	$PC \leftarrow PC + 3$ if $M[\text{adr}8] < A$ then $PC \leftarrow PC + \text{rel}$ and $C \leftarrow 0$ or, if $M[\text{adr}8] > A$ then $PC \leftarrow PC + \text{rel}$ and $C \leftarrow 1$
CJNE A, #n, rel	10110100 $n_7n_6n_5n_4n_3n_2n_1n_0$ $d_7d_6d_5d_4d_3d_2d_1d_0$	3/2	$PC \leftarrow PC + 3$ if $\#n < A$ then $PC \leftarrow PC + \text{rel}$ and $C \leftarrow 0$ or, if $\#n > A$ then $PC \leftarrow PC + \text{rel}$ and $C \leftarrow 1$
CJNE R _n , #n, rel	$10111rrr$ $n_7n_6n_5n_4n_3n_2n_1n_0$ $d_7d_6d_5d_4d_3d_2d_1d_0$	3/2	$PC \leftarrow PC + 3$ if $\#n < R_n$ then $PC \leftarrow PC + \text{rel}$ and $C \leftarrow 0$ or, if $\#n > R_n$ then $PC \leftarrow PC + \text{rel}$ and $C \leftarrow 1$
CJNE @R _i , #n, rel	$1011011i$ $n_7n_6n_5n_4n_3n_2n_1n_0$ $d_7d_6d_5d_4d_3d_2d_1d_0$	3/2	$PC \leftarrow PC + 3$ if $\#n < M[R_i]$ then $PC \leftarrow PC + \text{rel}$ and $C \leftarrow 0$ or, if $\#n > M[R_i]$ then $PC \leftarrow PC + \text{rel}$ and $C \leftarrow 1$
DJNZ R _n , rel	$11011rrr$ $d_7d_6d_5d_4d_3d_2d_1d_0$	2/2	$PC \leftarrow PC + 2$ $R_n \leftarrow R_n - 1$ if $R_n < > 0$ then $PC \leftarrow PC + \text{rel}$

DJNZ adr8, rel	11010101 a ₇ a ₆ a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ d ₇ d ₆ d ₅ d ₄ d ₃ d ₂ d ₁ d ₀	3/2	PC←PC + 2 M[adr8]← M[adr8] - 1 if M[adr8] < > 0 then PC←PC + rel
NOP	00000000	1/1	PC←PC + 1

M – pamięć danych lub SFR
m – pamięć programu

Rozkazy ustawiające znaczniki w MCS51

rozkazy ustawiające znaczniki			
rozkaz	C	AC	OV
ADD	X	X	X
ADDC	X	X	X
SUBB	X	X	X
MUL	0		X
DIV	0		X
DA	X		
RRC	X		
RLC	X		
SETB C	1		
CLR C	0		
CPL C	X		
ANL C, bit	X		
ANL C, bit\	X		
ORL C, bit	X		
ORL C, bit\	X		
MOV C, bit	X		
CJNE	X		

X – znacznik ustawiany zgodnie z wynikiem operacji